



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|-----------------|-------------|----------------------|---------------------|------------------|
|-----------------|-------------|----------------------|---------------------|------------------|

10/821,485

04/09/2004

Lawrence A. Booth JR.

42P19129

1216

8791

7590

10/31/2006

BLAKELY SOKOLOFF TAYLOR & ZAFMAN
12400 WILSHIRE BOULEVARD
SEVENTH FLOOR
LOS ANGELES, CA 90025-1030

EXAMINER

HSU, JONI

ART UNIT

PAPER NUMBER

2628

DATE MAILED: 10/31/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

| | | | |
|------------------------------|--------------------------------------|---|--|
| Office Action Summary | Application No. 10/821,485 | Applicant(s) BOOTH, LAWRENCE A. | |
| | Examiner Joni Hsu | Art Unit 2628 | |

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 29 August 2006.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-22 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-22 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Response to Amendment

1. Applicant's arguments with respect to claims 1-22 have been considered but are moot in view of the new ground(s) of rejection.
2. Applicant's arguments, see pages 6-8, filed August 28, 2006, with respect to the rejection(s) of claim(s) 1, 2, 5-8, 16, and 19-22 under 35 U.S.C. 102(b) and Claims 3, 4, 9-15, 17, and 18 under 35 U.S.C. 103(a) have been fully considered and are persuasive. Therefore, the rejection has been withdrawn. However, upon further consideration, a new ground(s) of rejection is made in view of Takala (US006909434B2).
3. Applicant argues that the video controller of Yoshikawa (US006393520B2) does not have the same display data located in the internal and the external frame buffers until a new frame is available in the external frame buffer (page 6). Cross (US006108015A) and Aleksic (US 20040150647A1) also do not teach this (pages 7-8).

In reply, the Examiner agrees. However, new grounds of rejection are made in view of Takala.

4. With regard to Takala, Applicant argues that does not teach the use of a control circuitry to copy display data from an external frame buffer to the internal frame buffer, wherein after the

display data is copied, the same display data is located in the internal frame buffer and the external frame buffer until a new frame is available in the external frame buffer (page 7).

In reply, the Examiner disagrees. Takala discloses that after the display data is copied from the external frame buffer (12, Figure 1) to the internal frame buffer (22), the internal frame buffer is only updated after a new frame is available in the external frame buffer (Col. 2, lines 1-19). Therefore, after the display data is copied, the same display data is located in the internal frame buffer and the external frame buffer until a new frame is available in the external frame buffer.

Claim Rejections - 35 USC § 103

5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

6. The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

1. Determining the scope and contents of the prior art.
2. Ascertaining the differences between the prior art and the claims at issue.
3. Resolving the level of ordinary skill in the pertinent art.
4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

7. Claims 1-8 and 16-22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yoshikawa (US006393520B2) in view of Takala (US006909434B2).

8. With regard to Claim 1, Yoshikawa describes an apparatus comprising a processing unit (13, Figure 6) that decides which of frame buffers is being read or written (Col. 9, lines 16-18), and a D/A converter (19) outputs video data to a monitor from the frame buffers (Col. 9, lines 25-28). Therefore, the processing unit and D/A converter are considered to be a display controller. Yoshikawa describes an internal frame buffer (12) coupled to the display controller (*video controller 10 uses an internal memory 12 and an external memory 14 as frame buffers, Col. 9, lines 6-8, video data stored in the memories 12 and 14 are timely output through a D/A converter 19 so as to be displayed as video on a monitor, Col. 9, lines 25-28*); and a control circuitry (15) to copy display data from an external frame buffer (14) to the internal frame buffer, wherein the display data copied into the internal frame buffer is the same display data read by the display controller from the external frame buffer (Col. 9, lines 47-56; *transferring data from the external memory to the internal memory (first embodiment), Col. 7, lines 11-15; in the same way as the first embodiment, data is exchanged between the internal and external memories 12 and 14, Col. 9, lines 29-31, 58-67*).

However, Yoshikawa does not teach that after the display data is copied, the same display data is located in the internal frame buffer and the external frame buffer until a new frame is available in the external frame buffer. However, Takala discloses that after the display data is copied from the external frame buffer (12, Figure 1) to the internal frame buffer (22), the internal frame buffer is only updated after a new frame is available in the external frame buffer (Col. 2,

lines 1-19). Therefore, after the display data is copied, the same display data is located in the internal frame buffer and the external frame buffer until a new frame is available in the external frame buffer.

It would have been obvious to one of ordinary skill in the art at the time of invention by applicant to modify the device of Yoshikawa so that after the display data is copied, the same display data is located in the internal frame buffer and the external frame buffer until a new frame is available in the external frame buffer as suggested by Takala. Takala suggests that two frame buffers are needed. One frame buffer is integrated in the display so that the display can be in a mobile electronic device (Col. 2, lines 1-3). The other frame buffer is an external frame buffer that is accessible by the software so that the software can change the contents of this frame buffer. The external frame buffer is copied to the integrated frame buffer to update the display (Col. 1, lines 12-22), and so the same display data is located in both frame buffers after the display is copied. The integrated frame buffer is only updated when a new frame is available in the external frame buffer because this reduces the amount of transferring of the display data from the external memory to the internal memory since the display data is not transferred when the display contents are not changed, which reduces power consumption (Col. 1, lines 47-67; Col. 2, lines 1-19).

9. With regard to Claim 2, Yoshikawa describes that the display data is copied into the internal frame buffer (12, Figure 6) simultaneously with the display controller (13, 19) reading the display data from the external frame buffer (14) (Col. 9, lines 58-67).

10. With regard to Claim 3, Yoshikawa does not teach that the display controller reads the display data from the internal frame buffer until the display controller receives a signal indicating that the external frame buffer contains the most recent display data. However, Takala describes reading the display data from the internal frame buffer (22, Figure 1) until receiving a signal indicating that the external frame buffer (12) contains the most recent display data (Col. 2, lines 1-19).

It would have been obvious to one of ordinary skill in the art at the time of invention by applicant to modify the device of Yoshikawa so that the display controller reads the display data from the internal frame buffer until the display controller receives a signal indicating that the external frame buffer contains the most recent display data as suggested by Takala because Takala suggests that this reduces the amount of transferring of the display data from the external memory to the internal memory since the display data is not transferred when the display contents are not changed, which reduces power consumption (Col. 1, lines 47-67).

11. With regard to Claim 4, Yoshikawa does not specifically teach that the display controller reads the display data from the internal frame buffer at least one time after a new frame display refresh operation. However, Takala describes reading the display data from the internal frame buffer (22, Figure 1) at least one time after a new frame display refresh operation (*updating said display frame buffer by transferring said display information from said local frame buffer to said display frame buffer, and display said display information on said display module*, Col. 2, lines 1-19).

It would have been obvious to one of ordinary skill in the art at the time of invention by applicant to modify the device of Yoshikawa so that the display controller reads the display data from the internal frame buffer at least one time after a new frame display refresh operation as suggested by Takala because Takala suggests that it is advantageous for the display data to be read from the internal frame buffer for mobile devices and the display data is read from the internal frame buffer after a new frame display refresh operation so that the display data that is read is the updated display data (Col. 1, lines 6-24).

12. With regard to Claim 5, Yoshikawa discloses that the display controller (13, 19, Figure 6), the internal frame buffer (12) and the control circuitry (15) are disposed on a single graphics chip (10) and the external frame buffer (14) is disposed on another chip separate from the graphics chip, as shown in Figure 6.

13. With regard to Claim 6, Yoshikawa describes that the display controller (13, 19, Figure 6), the internal frame buffer (12) and the control circuitry (15) are disposed on a single processor chip (10), as shown in Figure 6.

14. With regard to Claim 7, Yoshikawa describes that the control circuitry (15, Figure 6) comprises at least one register (16) to hold at least one data transaction of display data (*during the data exchange, a buffer register 16 of the memory control unit 15 is used as a data save storage, all data stored in the memory regions 17 and 18 are exchanged while partially saving data in the register 16*, Col. 9, lines 52-56).

15. With regard to Claim 8, Yoshikawa describes that the control circuitry (15, Figure 6) is to generate a write signal to be used by the internal frame buffer (12) based on an external memory (14) read signal and a memory clock signal (Col. 9, lines 47-52, 56-67).

16. With regard to Claim 16, Yoshikawa describes a method comprising reading display data from an external frame buffer (14, Figure 6) by a display controller (13, 19) during a new frame display refresh operation; and loading a copy of the display data from the external frame buffer to an internal frame buffer (12) during the new frame display refresh operation (Col. 9, lines 57-67).

However, Yoshikawa does not teach that the same display data is located in the internal frame buffer and the external frame buffer until a new frame is available in the external frame buffer. However, Takala discloses that after the display data is copied from the external frame buffer (12, Figure 1) to the internal frame buffer (22), the internal frame buffer is only updated after a new frame is available in the external frame buffer (Col. 2, lines 1-19). Therefore, the same display data is located in the internal frame buffer and the external frame buffer until a new frame is available in the external frame buffer. This would be obvious for the same reasons given in the rejection for Claim 1.

17. With regard to Claim 17, Yoshikawa does not teach determining if a new frame is available in the external frame buffer; and reading the display data in the internal frame buffer by the display controller during subsequent display refresh operations if a new frame is not available

in the external frame buffer. However, Takala describes determining if a new frame is available in the external frame buffer (12); and reading the display data in the internal frame buffer (22) during subsequent display refresh operations if a new frame is not available in the external frame buffer (Col. 2, lines 1-19). This would be obvious for the same reasons given in the rejection for Claim 3.

18. With regard to Claim 18, Yoshikawa describes that the display data from the external frame buffer (14, Figure 6) includes rendered graphics objects or an entire frame (Col. 9, lines 6-8, 25-28).

19. With regard to Claim 19, Yoshikawa describes that reading of the data from the external frame buffer (14, Figure 6) by the display controller (13, 19) is executed simultaneously with loading of the data from the external frame buffer to the internal frame buffer (12) (Col. 9, lines 57-67).

20. With regard to Claim 20, Yoshikawa describes that loading of the data from the external frame buffer (14, Figure 6) to the internal frame buffer (12) is accomplished using data copy circuitry (15; Col. 9, lines 47-56).

21. With regard to Claim 21, Yoshikawa discloses disposing the display controller (13, 19, Figure 6), the internal frame buffer (12) and the data copy circuitry (15) on a single graphics chip

(10); and disposing the external frame buffer (14) on another chip separate from the graphics chip, as shown in Figure 6.

22. With regard to Claim 22, Yoshikawa describes that loading of the data from the external frame buffer (14, Figure 6) to the internal frame buffer (12) further comprises temporarily storing at least one data transaction of the display data in a register (16; Col. 9, lines 52-56); and writing the stored data into the internal frame buffer based on an external memory read signal (Col. 9, lines 57-67).

23. Claims 9-11 and 13-15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yoshikawa (US006393520B2) in view of Takala (US006909434B2), further in view of Cross (US006108015A).

24. With regard to Claim 9, Yoshikawa describes a system comprising a display device; a graphics chip (10, Figure 6) coupled to the display device, the graphics chip including display controller (13, 19), an internal memory array (12) (Col. 9, lines 6-8, 16-18, 25-28) and data copy circuitry (15; Col. 9, lines 47-56); and an external memory array (14; Col. 9, lines 6-8) disposed on another chip separate from the graphics chip, as shown in Figure 6, wherein the data copy circuitry is coupled between the external memory array and the internal memory array to enable data from the external memory array to be copied to the internal memory array (Col. 9, lines 47-56; Col. 7, lines 11-15; Col. 9, lines 29-31, 58-67).

However, Yoshikawa does not teach that the data from the external memory array is copied to the internal memory array during a new frame display refresh operation, wherein after the display data is copied, the same display data is located in the internal frame buffer and the external frame buffer until a new frame is available in the external frame buffer, and wherein subsequent display refresh operations are accomplished by the display controller retrieving data from the internal memory array until a new frame is available in the external memory array. However, Takala describes that the data from the external memory array (12) is copied to the internal memory array (22) during a new frame display refresh operation, wherein subsequent display refresh operations are accomplished by retrieving data from the internal memory array until a new frame is available in the external memory array (Col. 2, lines 1-19). After the display data is copied from the external frame buffer (12, Figure 1) to the internal frame buffer (22), the internal frame buffer is only updated after a new frame is available in the external frame buffer (Col. 2, lines 1-19). Therefore, after the display data is copied, the same display data is located in the internal frame buffer and the external frame buffer until a new frame is available in the external frame buffer. This would be obvious for the same reasons given in the rejections for Claims 1 and 3.

However, Yoshikawa and Takala do not specifically teach that the graphics chip is coupled between the processor and the display device. However, Cross describes that the graphics chip (107, Figure 1) is coupled between the processor (101) and the display device (106) (Col. 4, lines 37-46).

It would have been obvious to one of ordinary skill in the art at the time of invention by applicant to modify the devices of Yoshikawa and Takala so that the graphics chip is coupled

between the processor and the display device as suggested by Cross because Cross suggests that a processor is needed to control the overall operation of the system (Col. 4, lines 47-50).

25. With regard to Claim 10, Yoshikawa describes that the display controller (13, 19, Figure 6) retrieves the data from the external memory array (14) simultaneously with copy of the data from the external memory array to the internal memory array (12) (Col. 9, lines 57-67).

26. With regard to Claim 11, Yoshikawa describes that the display data copied into the internal memory array (12, Figure 6) is the same display data read by the display controller (13, 19) from the external memory array (14) (Col. 9, lines 57-67).

27. With regard to Claim 13, Yoshikawa describes that the data copy circuitry (15, Figure 6) comprises at least one register (16) to hold at least one data transaction of display data (Col. 9, lines 51-56).

28. With regard to Claim 14, Yoshikawa describes that the data copy circuitry (15, Figure 6) generates a write signal to be used by the internal memory array (12) based on an external memory (14) read signal and a memory clock signal (Col. 9, lines 47-52, 56-67).

29. With regard to Claim 15, Yoshikawa does not teach a portable power source coupled to power the display controller, the internal memory array, the external memory array and the data copy circuitry. However, Takala describes a portable power source coupled to power (Col. 1,

lines 59-62) the display (24, Figure 1), the internal memory array (22), and the external memory array (12) (Col. 2, lines 1-19).

It would have been obvious to one of ordinary skill in the art at the time of invention by applicant to modify the device of Yoshikawa to include a portable power source as suggested by Takala because Takala suggests the advantage of being able to use this display in a mobile device (Col. 1, lines 59-62).

30. Claim 12 is rejected under 35 U.S.C. 103(a) as being unpatentable over Yoshikawa (US006393520B2), Takala (US006909434B2), and Cross (US006108015A) in view of Aleksic (US 20040150647A1).

Yoshikawa, Takala, and Cross are relied upon for the teachings as discussed above relative to Claim 9.

However, Yoshikawa, Takala, and Cross do not specifically teach that a graphics generator is disposed on the graphics chip. However, Aleksic describes that a graphics generator (310, Figure 3) is disposed on the graphics chip (118; graphics system 118 includes a graphics engine 310, [0021-0022] components of the graphics system 118 are formed on a common semiconductor, [0018], lines 18-21).

It would have been obvious to one of ordinary skill in this art at the time of invention by applicant to modify the devices of Yoshikawa, Takala, and Cross so that as a graphics generator is disposed on the graphics chip suggested by Aleksic because Aleksic suggests that a graphics generator is needed to process graphics commands such as bitblt, scaling, object rotation, alpha blending, and anti-aliasing commands [0022], and it would be advantageous to have to the

graphics generator on the graphics chip to save power, because accessing components outside of the graphics chip requires additional power ([0018], lines 25-30).

Conclusion

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Joni Hsu whose telephone number is 571-272-7785. The examiner can normally be reached on M-F 8am-5pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Ulka Chauhan can be reached on 571-272-7782. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

JH


ULKA CHAUHAN
SUPERVISOR, PATENT EXAMINER